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PREFACE 
A bout three years ago" while \·or king for Gene"~"al 
Electr·c Co. in Daytona Bach, I was confronted with 
the tas l[ of design ing a 16 X 16 bit multiplier w:l. th a 
throughput r a te of 80 nanoseconds. The only 1m ow ledge of 
binary multiplica .. ion that I had at the time was a 
textbook knowlodge of the standard Booth and Booth al-
gori-hm. This proj ect started my interest in the area 
I 
of binary arithme tic algorithms and I have since been 
collecting all the artic l es on the subject that I coul~ 
1 ob ·a in~ This paper epresents the first time that I have 
11 been able to sit down and read any of them, 
II T, e average time spent reading~ digesting, verifying, 
! 
I 
and wor king examples for ea ch paper was approximately 
four hours. Tnis implies that the average engineer would 
,I 
I ! be hard pressed to make a decent literature search and 
I digest the data in time for it to be of any usefulness 
on. a. ight deadl ine project. Since tight deadlines are 
11 . the norm rather than the exception~ a ne d exists for 
I 
somebody to ·colla .e the available data and present it in 
l
i 
an understanda." le form. This l."eport fills my .own ·personal 
t 
I needs in this r egards. I hope that it will also be useful 
fellow e1gineers. 
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INTRODUCTION· 
Mod-rn day computers can spend a large amount of proc-
essing time perfo~ming time consuming operations like mul-
l tiply and divide. The amount of tim~ consumed on these 
operations depends prima.rily on the purpose for which the 
computer is used. When it is used for scientific computa-
tion and control~ an arithmetic unit can spend nearly half 
of its processing time in the performance of multiplication 
1 and di ision. 
The advent of bigger, larger, and faster computer~ has 
necessitated the corresponding developmen·' of larger and 
faster arit metic units. Digital filtering and, more spe-
cifically the fast . Fourier transform have added to the im- 1 
petus for faster arithmetic proc ·ssing .. As a resultp much 
work has been done in the last ten yea.rs towards the devel-
opment of more sophisticated and faster algorithmso The 
average engineer, in the authorts experience, is totally 
unaware of· these developmonts • . Even if the engineer desires 
to design a better arithmetic unit and decides to research 
the field, the sheer bulk of material is enough to disuade 
him . 
This report is an attempt to solve one -portion of the 
I 
I 
I 
above problem . It is an attempt to gather all the individual · 
=~!==== =============================~~;-:..=== 
I 
2 
I jpapers ·on simultaneous multiplication techniques and to re- j 
[ viaw them in a single paper. This paper shall also ser~ as I 
1 an extensive bibliography on both multiplication and d i ris ion t! 
!i techniques The fir:-t bibliography. con.J..ains those books and I 
papers which perta in to the general theory of multiplication I 
I 
~ and are not referenced in this papen The second bibliography 
~~ is devoted solely to papers on divis ·on techniq1 ee:ro 'rhese : 
1
1 
l
1
papers also result from the author's literature search. I 
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NO ~ -ITERATIVE MUL IPLY METHODS 
II 
I 
II 
I 
As mentioneu in the ii1 '·reductiOn, .. non-iterative multiply ·I 
has been the subj ect of numerous papers in recent years. 
1
, This is due mainly to the l'act '.hat, as modern day computers 
jachieve greater and greater speeds, the multiply hardware 
lmust also become faster and fastero The non-iterative, or 
I 
I 
!simultaneous, multiplier can be loosely defined as a multi-
plier which forms its product in one clock cycle. It is this I 
I II speed v1hich makes it attractive for use in high speed ma-
, 
I !chines, 
Cons .. der tv1o n-bi t numbers, A and B, which are to be 
1 mul tiplie together. The multiplicand is A = AnAn-1 ~ • A1 
I 
I land the ul tiplier is B = BnBn-l • • •· B1 • The addends can 
be represented as P , where r = 1 to n, so that: 
r 
I Pr = Br A where · signi fies logical A~~ (1) 
land ·B - 0 or 1, and Pr and A are n-bit numbers~ The final 
r 
product can be rept esented as: 
AB - Q = Q2nQ2n-1 • ' • Ql (2) 
~ using the ralation in ( 1), Q can be written q.s: 
. n-1 
•. • + 2 P n (3) 
The interpretation of the relationship expressed in (3) is 
that the final produc~ is the sum of the shifted addends, 
I 
lwhere each addend· is the logical AND of a multiplier 
=-=-=·,t!=r==========- . 
l 
r 
I 
,. 
I 
----Lr= 
4 r 
-bit and the multiplicand (A). Although equation (3) can be 
implemented with iterative techniques, it can also be imple-
mented as a non-iterative multiplier. This report shall 
discuss several algorithmv which, in one form or another, 
implement equation (3) as a simultaneous multiplier. The 
'r·.eport will then proceed into the disc ssion of algorithms 
1
based.on multipie-bit decoding squaring, and binary loga~ 
1
r ithms. These a lso are distinguished by their ability to 
lproduce a product in one clock cycle. 
I 
I 
I 
I 
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II 
I 
I 
II 
II 
PRIOSTE MULTIPLIER 
I' One of the s·mplest non-iterative mul tipliers was dis-
2 ,~ B.a· 9 I I cussed by Prioste of Motorola Semiconduc-tor Products 
Inc 
I' 
His approach consists basically of implementing eq_ua- ~~ 
tion (3) above A block diagram of his approach i s i ll stra I 
I! 
l ted in Figure 1. The shifted version of each · addend · . · ·'I 
II 
(2r-l P r) is add d in its own turn to ·a n accumulating sum . II 
,I The total operation requires n-1 total addition stages where i 
tj I 
11 n is the number of bits in the multiplier . Each adder stage ji 
II consists of a full multiplicand ord adder, For a 16-bit by 1l 
I II r 16-bi t multiply ach adder mus c be capable of adding t;ogetherl 
II two 16-bit n'uab~rs and there will b~ 15 .stages of addition . I 
II 
This ·mcn.hod is highly applicable in systems hich utilize 
I medium and large scale integration (MSI and LSI ) . cUrrent 
I te<.s."lnology offers a 16-bit 'arry look-ahead adder conbisting 
I of fi·e integrated circuits with a total add time of less 
I 
I 
l 
I j than 50 nanoseconds. Using this adder configura·tion would I 
1 esul t in a ·total ; ul tiply time of less that 7 50 ns. The 
I 
: fact t 1at this implementation ould requir-e 75 integrated 
I I circuJ. s ~ 60 of 'h~.ch are 24 pin devices makes it practical 
I only in large systems vhere this number of device s does not 
I I represent a significant percentage of the l ogic-count . 
I 
II 
II 
II II 
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2 Pn-1 
N BIT ADDER 
N BIT ADDER 
----Q2nQ2ri-~ •·• ~n+l 
/ 
/ 
FIGURE 1 
6 
2P2 pl 
-Ql 
N BIT ADDER 
N BIT ADDER 
BLOCK DIAGRAM OF PRIO TE MULmiPLIER 
II 
I 
I 
I 
. 
j 
I I· 
II 
-
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' I 
CARRY -SllV.E MULTIPLIER 
- ' Another method fo! simultaneous multiplication which is l 
,I 
very s~milar to the Prioste multiplier is a method imple- I 
m nted by the PC 1 Telemetry LaboratOt:"Y of Purdue University ~ ) 
I This approach is illustrated in Fig re J utilizing the nomen-!1 
! ~la ture of the 5-bit multiply in Figure 2, The basic philo- II 
.I sophy. behind tl is approach is that given an n-bi t mul t1.plicanJ1 
. I 
an • • •- a2a1ao and an m-bit niul.tiplier· ~· -· • b0 , the nm sum- 1: 
mands ai b j .. i = 1 2, i .. 4 .. n ~ j :: ·1 2~ ~ • • ,m, can- be generated llj 
jl siiaultaneously· by run Ar-ID . gates. Th s for the 5-bit case · ,1 
j illustrated 25 \ -t ~o input AND gates are needed to form the I 
I 25 summands, It can be een that for a ·large nn mul+iplica-.1 ,I II j tion the number of AND gates required to form the summands ,I 
riSes quite quickly. While it takeS ·only 256 AND gates to II 
form the summands for a 16 X 16-bi t multiply 11 this number. II 
rises to 1024 AND gates for a 32 X 32-bit multiply. 
Since the summands can be generated simultaneouslyg with; 
only one level of ga ing, the pr_oblem reduces to .J-hat of re- !1 
The solution 11 ducing the time required to add the summands. 
I 
to this problem is two steps. In the first step, a set of 
1
1 
two numbers whose sum is equal to the product is obtained I 
. from the reduction of the original set of sun~ands. The se- ! 
I Ill ·cond step consists of adding these two numbers to form the 
II product. 11 
=-=== -..::....:::::.-_ --.:--:. ""=="'-== 
jl 
I 
'I 
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.. -
a4 a.J az al ao 
X b4 b3 b2 bl bo 
a4bo a3bO azbo albo aobo 
I ~4bi a3b1 azbl albl aobl 
I a4.b2 a3b2 a2b2 alb2 a0b2 
II 
a4b3 a3b3 a2b3 alb3 aob3 I 
a4b4 a 3b4 a.2b4 alb4 . aob4 
p9 1' 8 p? p6 p5 p4 p3 p2 pl Po 
FIGURE 2 
MULTIPLICATION OF TWO 5- BIT NUMBERS 
I. 
! 
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I 
II 
'I I, 
II 
I 
I 
-,r-
I HA = HALF ADDER 
I FA = FULL ADDER · 
I, 
l' 
,I 
ij 
li 
I 
I 
II 
I 
I! 
!• 
,, 
I 
a3b2 
a.4bl 
r l 
~ FA r-
FA ~- FA I- HA 
I, 
il p 
I 9 
II 
.-- HA 
afb2 
FA r-
-
r- HA r- HA I 
a lb2 a0b2 
'I !T 
l FA t-- FA 1-
r-
Pz . 
'I 
l 
I 
li 
It 
II 
'l j 
I 
ji 
II 
il ll 
. I! 
' ll 
Pl Po 'I 
II 
II 
FIGURE 3 11 I 
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tl 
II 
11 
I 
BLOCK DIAGRAM OF 5 X 5 MULTIPLIER 1 
USING CARRY-SAVE TECHNI_9UE========;·;L_ =:.....-=-
======= . -=--=---..:.-==-----=--~":'7-- 1! 
I 
I 
.I 
J 
I 
I 
== --,==== 
I ====~=;=====================================~r==~=====~ 
1 I 
In this approach n-1 stages are requir~d t o red ce t he 
number of summands to the necessary two. Each stage is com-
posed of n-1 adde s; The first stage is composed entirely 
of haLf adde . s and the remaining n-2 stages are made up of 
11full adders, The last stage which forms thE~ product is com-
lposed of one half adder and n-2 full adders. The t otal num-
lber of adde s required to form t he entire product is n(n-1 ). 
Of this number n are half a.dders and the remaining n2-2n 
I . 
. I 
II 
I 
I 
I 
I 
i 
I 
,. 
I 
adders are tull adders. I 
Thl.·s method offers l, lit~le advantage over the Prioste 
,, ,I 
'llmul t · plier if the Prioste multiplier utilizes carry look- r ll 
!!ahead anders The main difference in mul tipl5.cation time winj· 
I •I 
'be whatever ~light gate d<.>lays are aocrued by the ind.ividual lj 
ll look-ahead circuits of each stage of addition in the Prioste 1! 
! . I 1
multiplier. This difference might become sizable ·r the num-
' I lber of a.ddi tion stages .lpcreases si.gnifi antly 11 i.e. for ex- 1 
ltreme ly large n. I 
I Pince the last stage of the carry-save multiPlier has no !i 
rext st~ge which can handl its generated carries~~ it is best :, 
impl~m).ented w.i th a carry look-ahead adder ( 1 I 
l For a 16 X 16-bit multiply the carry- save mul+ i plier 
ri l l require 256 AND gates t o f orm the summandsf 15 half 
adders 9 210 full adders 5 and one 15-bit carry l ook-ahead 11 
I I r cer, Since t e AND gates come four to a package and the ~ 
===ad~e:~~ _ t~o to a pac~~~e nd the _ca~+X lqok-ahead ~~fter~=======~ 
\ 
=-I 11 I 
represents 5 paqkages, a ·otal of 178 14-pin packages and 
4 24-pin packages would be required to implement this tech-
. . -
nique, Recalling that the package count for the Prioste 
multiplier was 15 14-pin paclcages and 60 24-pin packages, we 
are in a posit:on to make a compar·son. Utilizing the rule 
l orthill® that a 24-pin package requires 2i times the area as 
a 14-pin package, the package count for the Prioste multi-
plier becomes 165 chips while that of ·the carry-save multi-
lplier becomes 191. Since the carry-save technique offers a I I 
I 
real speed advantage f the choice reduces to whether the de- 1 
signer is willing to pay for this speed with extra hardware. ~~ 
II 
==-- ===================~============~-~~--
\ 
I 
I 
l 
I 
I. 
II 
II 1: 
RICHARDS• METHOD 
.. - I One of the earliest variations of the s2multaneous 1 
multiplier was presented by Richards
10
• His approach consistJj 
of grouping all the partial remainders~ properly shifted 0 
into pairs and adding all of these pairs simultaneously. 
Figure 4 illustrates the m ltiplication of two· 8-bit numbers. 
I 
I 
1
1 In order to better demonstrate Richard-so approach, each par-
~ tial remainder is given the name wo, 1, through W?, The •J 
first stage of addition would group all the partial remaindem.l 
· into pairs ~d aaa all of them simultaneously. Thus RO will ~ 
h i I be the result of the addition of WO and Wl, Rl will be formed I 
!from W2 and WJ, R2 from W4 and W5, and R3 results from the 1 
addi t:::l:f c:~s:::r::~ the 8 x 8 multiplication in Fig 1re 4, ,1 
jthe next step of Richa~d~' ~pproac~ is to group the results 
~ of the first stage addition into pairs an~ to add +hese 
!simultaneously. Thus, QO is the result of the addition of 
IRO and Rl and Ql results from R2 and RJ. 
I The next stage of addition again groups the results of 
I 
' 
I 
I 
I 
l 
I 
! 
I ,, 
For 11 
II lth previous stage into pairs and perfor ms the addition , . ~the 8 x 8 multiplication~ 
For the general case, the 
th~s addition is the terminal step. il 
results of this addition will 
I 
!'again 
I( 
_ Jit nue be grquped into pairs and added. This process will until the numbe~ ~erms to b~ ~add~d _is _reduced to 
con--' 
II 
,I 
I 
I \ 
~--= 
,, 
I 
I 
II 
II 
==~~~-~- ,==-========================================13~-~~b=-== 
t wo. The fina l addition of these two terms forms the most 
I 
significant portion of the product. 
I :. -
I 
.I 
I 
=~l~~=-==~===~=========== 
\ 
I 
I 
l! 
! 
a7 a6 as a4 a3 a2 al 
. 
ao 
b7 b6 bs b4 b3 b2 bl bo 
wo 
a7b0 a6b0 a5b0 a4b0 a3b0 a2b~ a1b0 a0b0 
l 
RO a7bl a6bl aSbl a4bl a3bl a2bl albl aObl 
~<71 ·. .. 
~~ 
QO W2 a7b2 a6b2 a5b2 a4b2 a3b2 a2b2 alb2 a0b2 
:~ . 
Rl W3 
a7b3 a6b3 a5b3 a4b3~ a3b3 a2b3 alb3 a0b3 
vl4 
a7b4 a6b4 a5b4 a4b4 a3b4 a2~4 alb4 a0b4 
II 
R2 ~15 a7b5 a6b5 asbs a4b5 a3b5 a2b5 albS aobs 
I Ql W6 a7b6 a6b6 a5b6 a4b6 a3b6 a2b6 alb6 a0b6 
R3 
a7b7 a6b7 a5b7 a4b7 a3b7 a2b7 alb7 a0b7 W7 . 
Pis p pl3 pl2 Pll . PlO p . p8 pb p6 p5 ~4 p3 p2 pl Po :.14 9 . 
I 
I 
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~iE DADDA MULTIPLIER 
Another scheme for the design of a simultaneous multi-
plier has been proposed by Dadda~ It is unfortunate that 
the only description of this technique available to the 
author f appears in a paper by Habibi. and Wintz~ '3 which gen- ·l 
erates very little confidence in their results o· The reason 
fo"" this "'ill be descrlbed in a subsE?quent treatment on the 1. 
Wa.llace mul iplier. 
As in the carry-save· ·technique 9 the Dadda multiplier I 
re~ies on a uwo step approach to form the producto Consid- I 
I! 
ering : againp the 5 x 5-bit multiplication in Figure 2, the ~ 
II 
col."'re sponding lock diagram of the Dadda multiplier is i 
illustrated. .in Figure 6. As· in previous a.pproaches 9 the l 
I· vari.ous aibj terms must be generated ·by a bank o_f AND gates. 
1 
ThQ i: 70 step approacl1 ·.or for1iling th.e. product :consists of. 
first~ reduc··ng ~he original set of summands to two numbers 
whose sum equals the product, and second auding these two 
num exs to .form the productc 
The technique utilized by Dadda to perform the first 
. i 
I 
II 
II I step is to add each column in the summand matrixo :As in 'the 
1
1 carry-save method .. . be · allo •s the carries to· propagate from II 
u · ~ ~ 11 
:1 th · lower · order · to the higher order adders. An essential 
1
1 
I ·I ~~· feature of the Dadda .nultiplier is that while the summand IJ 
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reduction is stilL taking place in·the higher order adders 
~ on the left-hand side , the carry resulting from the lower 
!order adders . i~- propagating through the carry propagate 
ladder. This results in a lower effentive time de-ay. 
I 
,, 
18 ,r= 
I 
j The number of components in the D~dda multip~ier is the 
I !same as the lumber sed in the carry-save sch_eme. Since the 
II 
I 
approach i s to add the columns of summandsg we ould expect 
1
the implementatio~ to contain a higher density of adders in 
!1 t he center, where t he column length is the great:est. The 
I jl fina l s tage of addi t ·on which adds the final two numbers to 
l rorm the product c~ consist of~ str "ng of full adders, with j 
' j
1r ipple carry~ or a faster car ry look-ahead adder. 
II 
I 
I 
I 
I 
I 
I 
II 
li 
I 
I 
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THE WALLACE 'MULTIPLIER 
-.-
2 , ~.7' ~. 11'): ~ 12 
Walla.ce · has proposed the use of carry-save 
ladders, interconn cted in a tree-like arrangement, to allow 
all additions to be done simultaneouslyo The tree network of 
full word adders has already been encountered in the Richards 
I 
I 
multiplier. The Wallace tree differs only in its use of full 
word .. arry-save adders. 
The full word carry save adder is an. adder in which 
three numbers a.re added to produce an output of two numbers 
whose sum is the sum of tYl.e original three numbers.. The two 
output numbers are giron the names SUM and. CARRY~ To better 
illustxate the operation of the full word carry-save addero 
consider 
1 
1 
. 0 
0 
1 
the following 
0 0 1 0 1 1 0 
1 1 0 1 1 1 0 
0 0 1 0 0 1 1 
-
1 1 0 1 0 1 1 
0 0 · 1 0 1 1 0 
example and subseq~ent . discussion, 
INPUT WORD 1 
INPUT \~ ORD . 2 
INPUT \ ORD 3 
SUM OUTPUT 
CARRY OUTPUT 
In the above example, the SUM output is obtained by 
the modulo 2 addition of each column of three bits~ As a re-
sult 6 the sum will be a 0 if there are no l's or if there are 
l 
I 
I! 
'I ,, 
I 
II 
I 
I two 1 • s in the three bits to be added. The SUM output will be ~~ 
_ L -~ ·f·. ~ere are an odd number of 1' s in the three· bits to ~~ 
~-···- ------· 
I 
= 
=================== ====~1=---
20 
be added. The CARRY output is obtained by noting the carry 
y, hich is ger1erated by each addition of three bits o The 
.. -
CARRY is a ~if there are one or less l's in the three bits 
added. ~he CARRY is a 1 if there are two or more l 1 s in the 
three bits$ 
Wh4le the Richards multiplier tree groups the addends 
I tn groups of two and each adder stage reduces its two inputs 
to one output , in each addition stage; the Wallace multiplier 
tree groups the addends in groups of three and each adder 
I reduces i s three inputs to two outputs in each addition 
stageo Both apptoaches utilize as many stages as are re-
quired to reduce th original numl1er of addends down to two. 
These final two numbers are added to form the producte 
number of stages required for each method if we consider a 
number whose word l ength is both a multiple of 3 and a mul-
tiple of 2. 
For a 60 X 60 bit multiplication~ we would expect t he 
Wallace multiplier to utilize 40 ( 60/1~5) addition stages 
while the Richards multiplier would use JO (60/2 ) addition 
stages~ Since the Wallace multiplier groups the addends by 
-- ·.;_;=,.,..-.-- -· 
I 
II 
·' 
JI 
!I 
_J __ _ 
-======================================================~~-== 21 
) 9 S 9 it ill hare 20 adders, 61 bits long in its first 
stage of add.i:t;.i_on. The Ri hards multiplier will ho.ve 30 ad-
dersf 60 bits long , in i s first stage of addition since it 
groups the addend~ in pairso This is illustrated for n 
divisible by 6, in Fig~re ?, where the horizontal dimension 
represents the numbe~ of adders per stage and the vertical 
. 
dimension represents the number of stages. The ·cases where 
. . 
the Richal"'ds multiplier must handle words not divisible by 
2 or the cases 1here the Wallace multiplier must 
I. not div.:.sible by 3 vill deviate from this graph. 
handle words 
'I 
II 
I In order to compensate for the additiona l stages re-
II quired by his multiplication treef Wallace introduces a 
~ scheme for pre-encoding the multiplier which reduces the 
number of addends by two. Before proceeding into this methode 
we can observe the effect on Figure 7 if the number of 
addends in the Wallace mu.l tiplier is. c t in half while the 
number of addends in the Richards multiplier remains con-
stant. This is illustrated in F!gure · 8~ The effect on the 
previous 60 word example is to reduce it to a JO ord case 
for the Wallace multiplier, thereby reucing the number of 
required addition stages to 20 instead of 40e 
The pre-encoding schemep introduced by Wallace, selects 
. each initial addend from a set of multiples of the multi-
·pl icand. The multiple us d is determined by an overlapped 
I 
-- ! ' 
------================== ·-=============i.!....--··---~ ·~-
1 
II 
r 
----
1 
I 
!I 
I! 
I. ==9F==-=-=-=-~~=========================-=-=-=======~L_=== 
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.. 
scan of three of the multiplier digits. The addend w., 
~ 
where i is only odd, depends on the multiplier digits x1_1 , 
' ..... -
x1 and xi+l' here x0 is the sign digit and largest i de-
notes the lea st significant bit~ Digit x 1 is taken ~s 0 . LSB+ 
if t he largest i ( signifying the .LSB) is odd. The available 
multiples of the the multiplicand are -2p-l~ O , l ~ and 2. The 
rules of selection _are as ·follows :-· ~ 
-2 if x. 1 • X · • xi+l J.- 1. 
-1 if cxi-1 xi • Xi+l ) 
ex:. 1 Xi ... l) 0 lf • x· e ~- ]. 
if (xi-1 0 - 1) 1 • · X· x . l ~ 
2 if x. 1 • X• ~ X· 1 l- l J. 
where • signifies logical AND 
and + signifies logical OR 
+ (xi 1 
• 
1- (xi-1 
(x. 1 l-
-
.. 
; i, J .. ' 
• . x · 
. . i xi+l ) 
Xi+l) • X· • , , ]. \ . 
• 
xi .. '-1) ' . :x:. e ; ... ]. 
' 
Representing the multiplicand as Y, we can re\\rrite 
the above equations into the following table; 
TABLE 1 
ENCODING TABLE FOR WALLACE MULTIPLIER 
·x . 1 X.t X . 1 ADDEND l- ..L ~+ 
0 0 0 0 
0 0 1 y 
0 1 0 y 
0 1 1 2Y 
l 0 0 2Y 
.. 0 1 -Y l. · 
1 1 0 -Y 
1 1 l 0 
I 
I 
I. 
. 25 
Since i is only odd, the number of addends is reduced 
by a factor of two. The block diagram of the Wallace multi-
.... -
pl~.er 9 . : for a 40 X '+.0 bit multiplication 11 is illustrated in 
Figure 9. Each full word carry-save adder is numbered 1 to 
18. The CARRY and SUM outputs a.re designated by c and s 
respectively in each box. Note that there are twenty addends 
·entering the multiplier tree 9 which is one half the number 
of addends which enters the Richards multiplier. 
To demonstrate the use of the Wallace multiplier, let 
I us 
,. bit 
consider an example for the multiplication of two eight 
numbers. Let 
I Y - Mul tiplicC'~nd = 0. 0101010 = ( 42/128) X = Multiplier = 0.0110110 = (54/128) 
For clarity, let us -rewrite the multiplier .in the following 
for:mf 
xo x, x2 x3 x4 x5 x6 X? · (x ) ..... 8 
0 
• 
0 1 1 0 1 1 0 ( 0) 
~.....--.......-----
-------ll -.--
WJ W) 
W7 
The over)apped scan of three bits, w~ich determines the 
multiples of ·,he multiplicand, is also illustrated above. 
Using Table 1, we see that· 
Wl = Y = 0.0101010 
WJ = - Y c 1.1010110 
W5 = 2Y = Ot 1010100 
W? = -2Y = 1., 0101100 
tl 
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II 
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I 
II 
Figure 10 illustrates the block diagram for the im-
plementation of the above example. Since the addends are 
.... -
27 
shifted relative to one another, the carry-save adder 1 must 
be twelve bits long while carry-save adder 2 is fourteen 
bits long. The process is illustrated arithmetically in 
figure 11. 
Consider the similar block diagram for the 8 X 8 bit 
multipliplication using the Richards methodp in figure 5p 
and compare it with figure 10. The advantages are self gv-
ident. - The encoding of the multiplier, which reduces by two 
the number of addends to be handled, makes the Wallace 
~ 
.-1 
multiplier attractive. However, Messrs. Habibi and Wintz · f 
, have failed to make any mention of this encoding technique 
in their t reatment of Wallace's multiplier. As a .result, 
their comparisons of various simultaneous multipiers is 
correct only if the Wallace multiplier is used without any 
pre-encoding. Since this is the most attractive element of 
the Wallace multiplier, the author feels that Messrs. Habibi 
and Wintz have thrown a shadow over their report by not 
including -all aspects of the Wallace multiplier • 
. •
I 
Wl WJ W5 W7 
PSEUDOADDER 1 
. . 
.·· 
I PSEUDOADDER 2 
CARRY PROPAGATE ADDER 
FIGURE iOo 
BLOCK DIAG AM FOR WALLACE MULTIPLIER EXAMPLE 
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BITS 
1 1 1 1 1 1 
0 1 2 3 4 5 6 7 8 9 . 0 1 2 3 4 5 
W3 1 1 0 l 0 1 1 0 
.... -· 
W5 0 0 0 1 0 1 0 1 0 0 
W? 1 1 1 1 1 0 1 0 1 ). 0 0 
Sl 0 0 0 0 1 1 1 0 0 1 1 1 0 0 
. Cl 1 1 1 1 0 1 0 1 l 0 0 0 0 0 
Sl 0 0 0 0 1 1 1 0 0 1 1 1 0 0 
SCl 1 1 ~ 0 1 0 1 1 0 0 0 0 0 0 
Wl 0 0 1 0 1 0 1 0 
S2 1 1 0 0.1 1 1 1 0 1 1 1 0 0 
cz o o 1 o 1 o 1 o o o o o o·o 
S2 1 1 0 0 1 1 1 1 0 1 1 1 0 0 
SC2 
PRODUCT 
o 1 o 1 o 1 o o o o ·o o o·o 
0 0 1 0 0 0 1 1 0 1 1 1 0 0 
NOTE: SC denotes shifted carry 
FIGURE 1:1 
STAGE 1 
STAGE 2 
CARRY 
. PROP. 
ADDER 
ARITHMETIC EXAMPLE OF WALLACE 1ULTIPLIER 
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II 
I LING S METHOD 
I In an attempt to reduce the large number of components : 
4p 5 II 
-.-
necessa y for simultaneous mul t1 pliers o Dr. Ling\ 9 of the 11 
I. IB~ Re~earc Laboratory, proposed a binary multiplication 
algorithm vhich is based -on . a multiple-bit decoding tech-
II 
.I nique. His algorithm presupposes that the sum ( I ) 
II 
and the 11 
1 . . II 
I' 
difference ( J) of the tv1o numbe s (A an.d B) to be mu t~pll.ed 
have been computed in advance~ This technique takes the 
original 2n-bit multiplication "problem and transforms it 
into two well defined n-bit p~oblems~ By the use of his re-
ceding methodp Dr. Ling has succeeded in drastically re-
duci g the number of adder steps required to perfo~n a mul- · 
tiplication. 
Consider two fractions, A and B, whose product is 
desired. If e define' 
and 
I = (A + B)/2 
J = (A ... B)/2 
f ( x ) = · (x/2) (x + 1 ) 
Then the product AB co..n be wri t-c.en ass 
AB = 2 [ r (I) - f (J) - (I-J) / 2 J 
(:4-) 
( 5) 
( 9) 
( 7) 
For this s lution to have any usefulness 9 i-t is 
I 
I 
,! 
I 
I 
·t 
! 
I 
I 
I 
~~~~essary to decompose f (I ) and f ( J ) into forms which are 
II 
li 
II 
il I \ 
I. I. 
31 
more manageabl • In order to accomplish this 9 three lemmas 
are established which will aid in the decomposition. 
TJemma 1 ; "For d = o or l11 f ( d)::: d 
Lemma 2. f (,.~+y ) =f(x) ~ f (y) + 
Lemma J. f ( ny) = n 2 f ( y ) - yf (n-1) 
Fo.s.. n = 2 Lemma 3.. can be written as: 
f(2y ) :: 4f(y) - yf(l) 
xy 
(,8 ) 
(9 ) 
(10) 
(11 ) 
' Observing that f( 1 ) = 1, , ( 11) ·· can· be ·rewr.i tten ···to give: 
· f ( y ) :: iY 4- if ( 2y ) 
Taking a binary fractio.n of the form 
k . 
"\:""' -n 
x-= L.J xn2 
n=l 
where x = 0 or 1 n 
a nd equating.1t ·to Y. in equation~ (1?.)· yi~ld.s; 
1
. 
f(O.x1 x 2 x3 •• • x11 ) = * (Oo x 1 >:z x 3 (r., ~ ) 
( 1? ) 
+ if (x1 x2 x3 . • • . xn ) ( 14) 
By-using Le~ua 2 we can express the second part of eq-
uation (14) as; 
e o e ~ ) 
. + x1 (0.x2 x3 e•• Xn ) (15 ) 
Using the fact ·that a binary element is its own square • we 
can express ·the f irst and third part of equation ( ~5 ) a s ; 
'I 
I I . 
II 
II 
f (xi ) .? x 1 ( o,x2 x 3 · ••. Xn ) = ~·· (xl + 1 ) +- x 1 (O ox2 
Adding zero in the fon~ of x1x1/ 2 P we have 
.~ •. :xn). 
II 
I 
I 
I 
,i 
=====, 
[ II I 
~~-~~-=~==-~-=-~==~========-~-~-L-~. 
... -· 
•• :~ xn):::x1 . [cx1/2) + (x1/2) + (x1/2) 
+ ( 0. x2 x3 .. e Xn)] 
= ( x1x1/2 ) x 1 (x1 .x2 ~ •• :. x~1 ) . 
32 
- 0 2x1 (o.x1 x2 ·x3 •.• xn) (16 ) 
Subs tituting ( 1:5 ) into ( 16) yields ; · 
f (x1 .x2 x) •.• xn ) = 2x1 (o.x1 x2 x3 ... y~) 
+ f(O.x2 x3 •o• xn) 
I 
Substituting (1?) back into (l~ )t we have 
I f(.o.x1 x2 x3 ••• ~ } : k(o.x1 x2 x3 .•• Y'U.} 
4 . I
. , 2x 1 ( o. x1 x 2 x 3 · ••. :xn) 
, lf ( o. x2 x3 o • • x ) I ~~ . . n 
I 
( 1B) II 
I Repeating the above decomposition n times yields! 
I . 
1 . f(O.x1 ~ •• xn) ·=. k(o.x1 . ••• :xn1+ ~x1 (o.x1 • • • xn) 
I . 
p • • 
• 
0 
.. 
~: .!. 0 • xn + £ Y-n ( 0 • xn ) 
4n 4n 
Equation (19 ) can be rewritten in the form 
~ . . 
=· :=--==-===r=== 
'I 
n 
1 (1 
.7.K 
k=l 4 
n-k·:·l 
' 2xk}I: 2~m~+ -~1 
m=l 
• • • 
• • • 
.. 
' I 
l 
l 
' 
---
II 
I 
~r=-====================::;;::33~-
n n ... k~·l 
By letting D(x) ::: ~ lk" ·· 2 rax ~ L.J 4 L m-!<1$:-1 
k=l n1=1 
. . -
k 
and L(x) = 
m=l 
e obtain f(x) _ D(x) + 2L(x) 
I. where D(x) and L(x) can be expressed as; 
D(x) ~ (l/2)x - B(x) 
,, where B (x) ::: o.o ox1ox2ox3ox4 •• 0 • Oxn_1oxn II 
II and L (x ) = o.o 0 (xlxl ) (xlxz) (x1x 3 ) ·e · o • 
. o.o 0 0 0 (x2x2) • • • 
• 
• 
+ o.o 0 0 0 0 
(?0 ) 
(XlXn) 
(x2~) 
I 
1
1 
Dr, Ling then manipulates equa-tion (zo- ) g in a. man1:1er 
II
; 
hich the author has not yet duplicated, to formf 
f (X ) ::.- 3D (X) - 2¢ (X) (22) 
wheret 
)t(x) = o.o 0 (xlxl) (xlx2 ) (xlx3) 0 0 • (xlxn ) 
' 
+ o.o 0 0 0 (x2x2 ) • 0 • <x2~> 
• 
<1- o.o 0 0 ( 23) 0 0 
I 
I 
Since we have limited our treatment~ thusfar , to binary 1 
=I- fractions ·-·~~t :s desirable to extend the theory so that this :r -= 
I 
I I 
. I 
I \ 
ll 
•l 
. I 
II 
I 
I 
--r 
I 
I approach 
I! 
I 
If I 
I 
J = 
is applicable to integers. 
and .J . are ·both binary integers, 
2n(o.±1 i2 iJ 0 • ~ in) "":::: 2n. ~ ~ 
• 
••• = 
2m(O~jl j2 jn) 2mj JJ ~ and equation (7) can be rewritten as 
II AB- 2{f[2n~- f[2mj]- (I -J)/ 2 } 
I 
II 
Using Lemma )p we can express (2p) as 
AB = 2{22nf(i) (2n ~ l)I - 22mf(j) 
2 
~li 2 J) } 
- (2m - l)J 
2 
j 1hich can ~e simplified to 
AB "' 2{ lnf( i) - 22mf( j) - 2n(I) + 2m(J)} 
I Substuting (?2) into (28) yieldsr 2 2 
11 AB =' 2{22n [3D(i)- 2\l'(i~ - 22m[;n~j )- 2,0(jl] 
I - . - I(f) +J(t)} 
Using the relatio~ B(x ) = ( 1/2 )x - D (x) v e have; 
(24 ) 
( 25 ) 
(2 6) 
(27) 
(28) 
(29 ) . 
AB:: z{2ni_- :2mJ .-·- .. 22n[3B(i) 2W(i)] + 22mL3B(j) .f, 2~(j]} t! 
Letting S(x) = JB(x) + · 2¢(x) yields 
I AB,; 2{2nr- 211l,r - 22n[s(il] T z2m[s(j)J) 
Equation (JO) implies that, giYen a combinatorial logic 11. 
(30) 
I 
box which wi-ll form the function S (x) = x - (x2 / 2), the 1 
multiplicat ion of two numbers can be accomplished ~ith four 
~ stages of addition. This offers a significant improvement I ' 
j! over the simultaneous multipliers discussed thusfaro I 
I .I --~· ========~=======================· - -==================== 
I 
,, 
II 
I' 
I 
. j 
I 
I 
-· 
.I 
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In his papert Dre Ling presents a table of prime impli-
cants req_ ired -fe-r the generation of the S (x) transfer 
function Dr. Ling ·seems to feel that any word size larger 
than eight blts will not justify the amount of hardware 
necessary to implement the S(x) function. He recomme~ds that I 
any number larger than eight bits be decomposed into eight 
. 
bit blocks and increasing the number of addition stages. 
For purposes of this paper, the author feels that it is 
adequate to consider the multiplication of two four bit 
words in order to demonstrate Dro Lingos methodo The first 
necessary step is to generate the S(x) transfer box . This 
II exercise is simplified by the restriction 1 > x ~ t, whic\ I 
1, implies that x1 equals 1. The state table for S(x) =X - x /2 
1
1 
1 is ill .stra ted in Ta.ble 2 ~ where the inputs are 0. x1 x2 x3 ))1-t! 
I and the outputs are 0 ,0 s 0 Sl·· ·s7, Table 3 illustrates the ~ 
1
1 
logical terms 1hich are utilized to form each Si bit. I 
Consider two numbers, A 14 a.nd B=lO 9 ''rhose binary repre-
sentation is; 
A ::: 14io = 11102 
B =: 1010 = 10102 
from ( 1 ) ~ ( 2 ) P ( 21 ) and ( 2 2 ) 
I ~zl.,r.(.llOO ) 
2 
J = 2 ( .10) 
II · Substituting I and J into Table 3 yields 
~============~~==~===== 
I 
t 
TABLE 2 
STATE TABLE FOR. S (x) x - x 2/2 
- . -
so s1 sz s3 s4 s5 s6· s7 
.1000 o.o 1 1 0 0 
.1001 o.o 1 1 0 0 
.1010 o.o 1 1 0 1 
.1011 o.o 1 1 • .. 0 .1. 
.1100 o.o 1 1 1 1 
.1101 o.o 1 1 l 1 
.1110 o.o 1 1 1 1 
.1111 o.o 1 1 1 1 
TABLE 3 
IMPLEMENTATION OF S(x) 
So= x1 
s1 = x1 
s2 = x1x2 + x1x 3x1+ 
s3 := x1x.? +X1x3x4 
0 0 , 
1 1 
1 1 
0 1 
0 0 
0 1 
1 1 
1 1 
s4 :: x1 x2x3x4 + x1 x3x4 + x1 x2x3 
s5 = X1XJ +X~X4 
s6 = x1x4 
s7 :: xlx4 
, 
0 0 
1 1 
0 0 
1 1 
0 0 
1 l 
0 0 
1 1 
3 
r 
l 
~-= 
s { j_) = 0. 011110000 
s ( j) = 0 ~ -01-1-000000 
37 
The product is now formed. by· applying ( 27) in the following 
manner, with three additions~ 
AB ~ 2[0.11000000 
. 1000 
01111000 
+ 0110] 
ANS. 100011002 = 14010 
II 
I 
- ----· ============· ======~============~===== 
-=============================================·=_j~lb== 
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CHEN'S METHOD 
.... -· I mu.l- , 
Jose II 
a paper on a multiplication 
Shortly after .the appearance of Linges paper on the 
1 
tiple bit deco ing algori~hm~ Tien Chi Chan of IBM's San 
Research Laboratory submitted 
algorithm based on squaring which is very similar to Dr • 
. 
Linges. Dr. Chen noted the simila ity of Lingos method to 
\ 
1 
the quarte~ squa e mu~tiplication method used in analog com-
putation •. This me .hod is based on the following relations 
A 'B = (tt t B) 2 - (A ~ B) 2 I. 
'I 1 Dr. ..hen felt tht'\ t a mu tipl.ica tion schema based 
I 
on this re-I! 
lation cou.ld resul-t in a more efficient implementation re-
sul ·ing in 1 ss hardware. 
' The basic problem essentially consists in decomposing 
t the souare of an arbi trarv numb.er into the sum of two or 
,i - .) 
I 
t 
I 
I 
I 
three te ms with minimum logic complexity. While Chen limits' 
li 
H 
.I his ·'-:t ea"tment to :fractional numbers, the results are applica-;. 
' 
ble to :L'1.tegers e Decomposing a square into the sum of two 
or three terms implies that the iollowing relation must be 
satis"iedt 
') 
P... == Y + Z == R + S + T 
! 
I 
I 
i 
I 
I 
.I 
I 
t' 
The "multiplication parallelogram .. for two 8-bit numbers 
II 
j: I is illustrated in Figure 12~ with a typical term being 
,.Pij = Pi • Pj , the dot signifying logical AND. By 
=r-
.I 
., 
i· 
li 
li 
I' 
.l 
" ~ .. 
., 
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P3 P4 P5 P6 P? Ps 
p 3 p 4 p 5 p 6 p 7 p Jl 
I 
Pa ll Pal ?a2 P~J Ps4 P85 Ps6 PB7 
-?71 ~72 p73 p74 p75 p76 p? 
FIGURE 12 
8 X 8-BIT MULTIPLICATION PARALLELOGRAM 
~============~-=~=================================~====== 
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40 
exploiting the s~~metry of the partial product matrix it is 
possible to e~~~~ss the square as he sum of five terms aa 
follows: 
p2 = f\11 + N 
where J • K, L, , M and N consist of the · following binary words: 
J = OoO Pl 0 p2 0 PJ 0 P4 0 P5 0 P6 0 P? 0 PS 
K = O.O pl2pl3pl4pl5pl6pl7pl8p28p38p48P5sP68p78 
r~ = o.o 0 0 P23P24Pz5P26P27P37P47P57P67 
M :::: o.o 0 0 .o 0 p34p35p36p46p56 
N = o.o 0 0 0 0 0 0 p45 
It is possible to remove the dependency of J on p1 ft p2 \! 
j P7, and p 8· by compensating K and L. Note that the sum 
J + K + L remalns unchanged if the 0 and p
8 
terms on -the 
right-hand side are removed from J and appended to the right ,I 
hand side of K. Similarly~ the sum is unchanged if the 0 
and p? terms of J are . mov d to the corresponding positions 
of L. This nov removes the dep ndency of J on p1 and p8 • 
In order to 1emove the dependency of J on p and p2 consider 1 . . 
I the f .ollowing t~uth table for the function p · _ (f f )_ 
- 1 2 -
_j 
·--·.== 
'I I, 
I 
- --== 
'I I 
I 
I' I 
i 
II 
= =====--==== === 
=] "- -- -- .. 41 
pl. pj f 1 fz 
. --
0 0 0 0 
0 1 0 0 
1 0 0 1 
1 1 1 0 
· Therefore p. plus p.j =P·. ( pipj.)., Thus the sum of :p1 and .j 
b :t d
1 
b 1
1
iJ • • • ll p12 can e pres erve ·y e m~nat1ng p1 from J ~ · and ?hang~ 1g j 
o p12 'intO · the t :o terms p12 and <:P1p2 ) in K. Similarly, !I 
p2 and p23 can be removed . from J and L respectively and re- II 
placed by p and ( p2p3 ). -The r esulting terms J*" K*, and 1. 
II L* preserve 
2~he sum of J, K, and L wioh the added fea ture ·· !' 
I! tha t J" is no longer dependent on p1 , p2 , p7 , and Ps, The ~~ I I resulting terms can be ~Titten as; 
J* = 0. 0 0 0 0 0 p 3 0 p 4 0 p 5 0 p 6 
K* = 0 • P12 (plp2 )pl3. ~14 pl5pl6pl7pl8p28p38p48p 58p68p78° p8 1 
II L*=O O O p23(p2~j)P24p25p26p2?P37P47P5~p67° P7 
ll and J + K + L = J* + K·* + L*. I 
l 
I 
I By identifying Y = K* and Z = J-* + L* + M + N 'the pre-
. 2 
viously sought relation, p = Y -+ Z, is achieved. I Note that I 
I 
I 
I 
The analysis ll 
II 
II 
I Z involves OJ1ly the variabl es p 2 through P7 o 
il 
taken directly · ·. · II 
of the expre~sion for Z results in a table of prime impli-
cants. illustrated in Table ~' which is 
f om Chen's paper . It should be noted that, in the case of j 
1 an 8 X 8-bit mu1 tiplica -tion, each zn term involves no mo e 11 
_ 1 •. :than_14:__pr·ime_ i,)!J1ll, i Q£!.ll:t"' _ anQ. ~l3.eh .. _bi_t invpl ve_s IJQJ!lO e __ tila li;==== 
-- - --- ------- -------- -~-11 
!I 
. il 
\ 
!I 
I. 
Jl 
I 
I j_ 
II 
I 
I 
jl 
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TABLE 4 
CHEN f S ~.rA-BLE OF PRIME I MPJ.1I CANTS FOR p 2 == Y + Z 
y = O o P12 (plp2 )pl3pl'-l-pl5pl6pl7pl8p28p38p48p5~p68p78°Pg = K* 
Z = o. 0 0 z3z4z5z 6z7z8z9zl0zllzl2z1Jzl4 ·= J * + L* + M + N 
P2 PJ P4 P5 P6 P7 P2 P3 P4.P5 P6 P7 
z3 :::1 0 1 1 1 X - z4- = 1 0 0 X x· X 
1 1 X . X X X 1 0 1 0 X X 
1 0 1 1 0 X 
1 1 1 X X X 
z5 == 0 1 0 1 l l z6-= 0 1 0 0 0 X 
0 1 1 X X X 0 1 0 1 0 X 
1 0 1 0 X X 0 1 . 0 1 1 0 
l 0 1 1 0 X 0 1 ' 1 1 X X 
1 1 X 1 X X 1 0 0 1 X X 
1 1 0 0 1 1 1 0 1 0 1 1 
1 0 1 1 0 X 
1 1 0 0 0 X 
1 ' 1 0 0 1 0 
1 1 0 1 1 X 
1 1 1 X 1 X 
\ 
I 
I 
ll 
I 
I 
I 
I 
'J 
II 
I 
43 
TABLE 4. (CONTINUED ) 
.. -
z7 =X - 1 0 1 0 X z 8 ::: 0 0 1 0 X X 
ll 0 0 1 1 X X 0 0 1 1 1 X 
,, 
0 1 0 1 1 0 0 1 0 o · 1 X 
0 1 1 X 1 X 0 1 0 1 1 0 
1 0 0 X 1 X 0 1 1 0 0 X 
. 
1 0 1 0 1 0 0 1 1 0 1 1 
1 0 1 1 0 X 1 0 0 X X 1 
1 0 1 1 1 1 1 0 1 ·o X 0 
It 
I 1 1 0 0 1 0 1 0 1 1 0 1 
I 1 1 0 1 1 1 1 1 0 X 0 1 I 1 1 1 X X 1 l . 1 . 0 ~ X 1 0 I 
1 0 1 0 0 1 1. 1 0 1 1 X 
1 1 1 0 0 0 
0 1 1 1 X 1 
'fABLE 4. (CONTINUED) 
z9 :::X X 0 1 1 0 
X X 1 0 1 0 
X 0 1 0 1 1 
X 0 1 1 0 1 
X 1 X 1 1 1 
X 1 0 0 1 1 
X 1 0 1 0 •1 
X 1 1 0 0 1 
z11 = X X X 0 1 1 
X X X 1 0 1 
·z = X X X X 1 0 12 
z = X· X X .A X X 13 
z =X X X X X 1 14 
zlO- X. X 
X X 
X X 
X X 
0 1 0 X 
0 1 1 1 
1 1 X 1 
1 1 0 0 
===============-1---== =====------...::.-
6 variablesp which ompares with 26 and 7 respectively 
the Ling approach. The author recommends caution when 
the table presented by Chen directly in as much as one 
and one ommission has been discovered by the author. 
II 
I 
45lj 
! 
for I 
using j
1 
error ! 
Before illustrating Chen's method with a example it is 
11 
adYisabla to r view the corrections made to Chen's table and 
' 
I 
==--I 
I 
II 
II 
il 
the analysis undergone to arrive at these corrections since 
the results are n cessary for the example. 
The error ~as discovered in the prime implicants neces-
sary for the generation of z9. In order to ascertain the I 
I 
correct terms~ a truth table must be generated for the fol-
lowing additiona 
0 p5 0 p6 
Pj7 P47 P57 P67 0 p'7 . 
p46 p56 0 0 0 0 
0 0 0 0 0 . 0 
z9 zlO zll zl2 zlJ zl4 
No ,e that the above addition inrolves only the variables 
The truth table for the generation 
of z9 i s i lustrated in Table 5~ 
Expressing z9 as the sum of minterrns yields: 
I 
I 
l 
-I [f6 
----
TABLE 5 
h 
. TRU 1~ TABI.E FOR_ TH~ GENERATION, OF z9 
p z 
3 4 5 6 7 9 10 11 12 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 0 0 0 1 
0 0 0 1 1 0 0 1 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 1 0 1 1 0 
0 0 1 1 0 1 0 0 1 
0 0 1 1 1 1 1 0 0 
0 1 0 0 0 0 0 0 0 
0 1 0 0 1 0 1 0 0 
0 1 0 1 0 1 0 0 1 
II 
0 1 0 1 1 1 1 1 0 
0 1 1 0 0 0 1 0 0 
II 0 1 1 0 1 1 0 1 0 
I o 1 1 1 ·o 0 0 0 1 I I 0 1 1 1 1 1 0 0 0 II I 1 0 0 0 0 0 0 0 0 
I 
1 0 0 0 1 1 0 0 0 I! 
1 0 0 1 0 0 0 0 1 II I 1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 1 0 0 H I 
1 0 1 0 1 1 1 1 0 i 
1 0 1 1 0 1 0 0 1 I 
1 0 1 1 1 0 1 0 0 I 
1 1 0 0 0 0 0 0 0 
1 1 0 0 1 1 1 0 0 
1 1 0 1 0 1 0 0 1 
1 1 0 1 1 0 1 1 o. 
1 1 1 0 0 0 1 0 0 
1 1 1 0 1 0 0 1 0 .I 
I 1 1 1 1 0 0 0 0 
" 1 j' 
1 1 1 1 1 0 0 0 0 I I 
I I 
I I• ·l 
t 
I 
l 
II il 
I 
~= ====: 
\ 
================= =- ====================~~==========~==~ 
- - + z9 = PJP4P5P6l'7 + p3p4p5p6p7 p3p4p5p6p7 
-
-P3P4P5P6P? PJP!o~-P5P6P? ~· P3P4P5P6P? + 
---P3P4P5P6P7 + PJP4P5P6P? + P;P4PSP6P? + 
- - -P3P4P5P6P7 + P3P4P5P6P7 + P3P4P5P6P7 
which will reduce to the following set of prime implicantss 
--
P3P5P6P7 + P3P4P5P6P7 + P3P4P5P6P7 P3P4P5P6P7 + 
Tabularizing the results in the form that Chen utili.res gives ' 
TABLE 6 
z9 PRIME IMPLICANTS 
p2 PJ p4 p5 P6 p7 
X X 0 1 1 0 
X X 1 0 1 0 
X 0 1 a · 1 1 
X 0 1 1 0 1 
X 0 X 1 1 1 
X 1 0 0 1 1 
X 1 0 1 0 1 
X 1 .1 0 0 1 
X )_ 0 0 0 1 
1: After replacing the above terms for t 1ose in.· Chen's table· we I 
I are ready to. consider n example. Consider two binary num- ~ 
J ~ 
II bers A and B where: 11 
A = 0,11110000 . 
B - 0.11010100 
- .f,=ll ===- -
A + B - .11100010 2 -
A- B._ - ,00001110 
.. -2 
( 
2 
A t B) = K* + Z K* = 0.1010001000000000 
Z OoOOlOQlQllQQQQl 
K*+ Z 
K* + Z K* 
z 
K*+Z 
0.1100011110000100 
o.oooooooooooooooo 
0.0000000011000100 
0.0000000011000100 
Since AB 
_ (A!B )2- ezB)2 
1· AB =·0.1100011110000100 
~ 1·1111111100111100 ' 
0.1100011011000000 
wh1 h is the correct result. 
-I 
~r-
,, 
I 
MITCHELL S METHOD 
. - -6 
Mi tcliell has proposed a. method for binary multiplication 
which will reduce the process to a simple add or subtract 
and shift through the use of binary logarithmso Logarithms 
have long been used as a tool in mathematics to reduce mul-
tiplication to a simple add processo . Its use in computing 
11 machines is prohibitive due to large .storage requirement for 
the logarithms. On the other hand the calcula-tion of the 
' logarithms would consume more time than the multipl: cation II 
!process itself, Mitchell's method is to present a set of 1 
II app!'oximations to th.e bi~ta logarithms. Since .these approx- 1: I . . ! 
I 
ima t~ons will introduce errors in · the ·resul·· , he al,so . presents·' 
:a n.ethod f.or redlJ.cing the f~nal error. 
Define lg N :log2 N in order to . ~void the necessity of I 
writing the s bscript. A table of binary logari thins is illus-
1 
. . 
trated in Table 7, and the familiar logarithmic curve is 
plotted in Figure lJ ~ An approximation of the binary loga-
jrithm can be generated by connecting all the points where 
J lg N is an . integer with straight' lines. ThiS approximation 
I 
I 
I is shown in Figure 14 g with the results illustrated in J
II TablG 8. The characteristic of the logarithm is the expon-
jl ent of the most significant "one" bit. 
The approximate mantissa consists of the rema~n~ng bits 11 
• I, 
::::--1 to_ ~ _e _ _?:·igh:t _ wP:_ich are 1- . - ·- ·-- - ---- -
I 
I 
i~terpreted as a bi~§l!:.Y fra~t1on _ __.1:-= 
jl 
lj 
I· 
tl 
ll 
!· 
·I 
il 
II 
ll 
I 
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TABLE 7 
PARTIAL TABLE OF BINARY LOGARITHMS 
N ,1g N 
1 0.00000 
2 lcOOOOO 
3 1.58496 
4 2.00000 
5 2. 32.193 
6 2.58496 
7 2.,80?35 li 
I 
8 3.00000 
9 ).16992 
10 3.32193 
11 3.45942 
12 3.58496 
13 3.70043 
14 3. 8.0735 . 
15 3.90689 I, 
16. 4 00000 I, II 
I 
.17 ~-. 08747 I j 
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FIGURE. 13. BASE 2 LOGARITHM CURVE 
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,, 
within the rang~ 0 to 1. The reasoning for this can be 
I Each straight line segment in the curve has 
illustrated .l>Y considering the approximate logarithm curve 
in . FJ.gure 14 • 
its start and end at some power of wo. These exponents a~e 
,, 
the characteristics. Each line segment represents the trans-
ition from one characteristic to another which is only 1 
1 higher in value Thus the line segment represents the 
I 
I 
ition from 0 to 1. 
In order to find the binary logarithm of a number, re- I 
cord the bit position of the most significant none" and in- I 
terpr et the rest of the number as a binary fraction~ As an 
example, consider the problem of finding the approximate 
lg 13 which, f om T. bl:e 8 shou.Ld be 3.625. The binary 
repr sentation of 13 is 1101. The .most significant ·~one" 
bit is in position 23 which means that the characteristic 
is three. Th remaining b~ts result in a fraction 0.101 
which is equivalent to .625 in decimal notation. 
approxi.ate lg 13 is ).625 de .imal or 11.101 binary. 
The above algorithm is easily implemented in a binary 
appears in the left-most position. A counter counts down 
j 
I :from n (where n ::::1 is the number of bits in the machine 
_ li Ford ) one count for each shift. The end result is that the 
:--=_- --- - ---=- --- ---::=:.=-~-=-=--- ~-~.:..-- --- ~---
\ 
bits to the right of the most significant bit contain the 
mantissa and- tho counter contains the characteristic. 
55 
Consider the example in Figure 15 which illustrates the 
multiplication of 61 by 67 utilizing the technique presented 
above. The binary representation of 67~ 01000011 is stored 
in the A registt"!r and 61 = 00111101 is stored in the B re- ~ · 
gister. The counter associated with each register is set 
at the number of bits minus one ( i.e. 7= 111). At t = 0 
I 
I 
both registers are shifted simultaneously and the counters ,j 
decremented. At this point a 1 appears in the most signifi- 1 
cant bit (HSB ) of A so its clock must be disabled for the 
I 
sue ceding shift time ~tates. In t = 2 a 1 appears in the MSB j 
of t~e B register and the process of determining the char- j 
acteristics and the mantissa is complete. During t =·J the 
A and B registers can be transferred to other registers in I 
t the manner shovm or applied directly to the adder inputs as rl 
shown·, The adder result is illustrated in t= 4, Poi~t t = 5\1 
consists of decoding the four bit field to the right of the I 
II binary point and inserting the new mantissa directly to the ·1 
11 
right of the decoded rosul t. The actual result desired from ,, 
I II 
the above multiplication algorithm is 11110100000 = 4000. 1 
I 
This results ~n an ·error· ·of -2.1% . 
Consider a binary number which can be writtena 
·-- I 
-= li;;:.:-··=== -~I 
_ _..._ 
\ 
-I 
A 
t=O !o}llo!o!o!ol111 I 
J1l1lll 
t = 1 r--11-r--l o-r-1 o_,_i o--r-1 o-+-!1--..!_,1 -o I 
l1l1l ol 
56 I 
B 
[ol ol1lllll1l oliJ 
l---,lj---rll---,1] 
,......I o ...-! ~-=--11--!1-r-11-r[---:-o l___,1lr--o I 
l--r1l--...11---To I I 
_ [[1]1l1joj1lo!D] 
j1 iOilJ 
ADDITION RESULT {11 0 [j_JjJ ljllljlj 0 /11 oj 
DECODED RESULT 00111110100000 :: 4000 
FIGURE . 15 
EX.AN'PLE OF MITCHELL'S MULTf:PLICATION METHOD 
===b=======================================T=== 
,, 
I 
00 
"""i N= L..J2 zi 
i = 0 
where z . · = 0 or 1 
~ 
57 
(31) 
' . 
Since zk is the most significant bit we may, without loss in 
k generality, assume that it is a 1 and factor- out the 2 terrm 
N=2k ( 1 + t2i-kzi) (32) 
i=O I 
Let the term 
i-k 2 Z = X i (JJ) 
Note that -the above term corresponds to the "mantissa" term 
..-
which falls to the right of the most significant none" bit. 
By substituting (33) into (32) we have: 
N = 2k(l + x ) (34) 
The binary logarithm of this number is 
lg N = k + lg ( 1 + X) 
and the approximate binary logarithm is 
( lg N ) 1 -= k ,+ X (.J~) 
ll 
I 
The logarithm of the product of two numbers is equal to 
the sum of the logarithms of the multiplicand and the multi- ~ 
plier. 
lg p = k1 + lg(l + x1 ) + k2 + lg(l +· x2 ) 
Taking the antilogarithmp we have 
P = zkl+kz(l + x1 )(1 + x?) 0 -
(37) 
(38) 
where the subscripts 1 and 2 refer to the multiplicand and 
.. 
I 
I l . 
,, 
1: 
====~==========~============= 
the multiplier respectively. The app~oximation for the 
logarithm is -
When adding the two approximate logarithms together to 
form the product, the condition can arise where there will 
be a carry from the mantissa into the characteristic. As a 
result of this, equation (39) must be br-oken ·up ·into two 
parts which a0count for the x1 + xz < 1 condition and the 
x1 +x2 ~ 1 condition. The reason for this is evident if we r 
•I 
l· refer to Fig~re 12. It can be seen that the number of frac-
tional increments in the·mantissa portions of the graph in-
I! il 
I 
! 
I 
I 
creases as the magnitude of the number increases·. As a i 
result, a carr~y- which ~ncreases the characteristic should I 
also be acCompanied by a corresponding decrease of the man- ~~ 
tissa. When x1 + x2 < 1, there is no carry into 'the charac-
teristic and equation C:39) rema~ns valid. When x1 +. x2 ~ I, 
however. a carry into the characteristic is called for and 
a l should be subtracted from the maritissa. As a result, 
equation ( 39) should be rewritten into two parts as :follows t 
l g pt 
lg pt 
k 1 + k 2 + (x1 + x2 ); for x1 + x2 < 1 .: ( 40 ) 
1 + k1 + k2 + (x1 + x2 - 1); for x1 + x2 ~ 1 
(41) 
Taking th a.n·~,ilogarithm of (40) and ' ·(1+1 ) respectively, 
we hare f 
I 
,r 
II 
II 
II 
II 
I 
i 
I 
I 
I 
., ============-=========----- ------::::_-==:.:.;1--------· --·- -- ----
.1 I 
II 
I 
1 P = zkl+k2 (l+x1 +xz), for ·x1 + x2 L 1 ('42) 
I P ' -- 2l+kl+kz C ) (43) . -· xl + x 2 J for x1 + x 2 2:: 1 
11 Taking the true product term in equation ( )8) and expanding 
I 
it yields; 
P = zkl+k2(1 + xl + xz + xlx2 ) (44) 
Since we now haYe expressions for the true expected 
~~ ;roduct and the actual attained prod'"'ct, we are ·now in a pos-
11 i tion. to evaluate the maxim m error which can result from 'he I 
1 use of Mitchell's method, The fractional error can be ex- I 
j pressed as; 
I E-- P• - P P• - 1 · 
- p = p 
(45) 
For xl + x2 L 1 · 
kl+k2 
- 1 for x1 + x 2 L 1 2 (1-+ x1 + x 2 ) • El = ' 
zkl+kz(l + x1 )(1 + x2 ) 
= 
(1 + x 1 + x2) 
- 1; for Xl + Xz L 1 (46) 
( 1 + x1 ) ( 1 + xz ) 
For x1 + x2 2:: 1 
Ez, = 
zl . ki+k2 (xl + xz) 
- 1;for x1 + xz ~ l 
zkl+kz ( 1 + x1) ( 1 + xz) 
2 (xl + xz ) - 1 • 
(1 + x1 ) { 1 + x2 ) , 
(4',7.) = 
. . . 
In orde to evaluate thes two expressions more easily" 
·e have B 
;=========--==.--! 
11 t x1 + x 2 = 
=~-- = 
I 
II 
II 
I 
I 
-· -.. -;. 
I 
I 
'I t, 
I! 
I 
'I 
!I 
. 1 + s 
E1 + 1:-------
' 1 + s + x 1x 2 
1 + s 
= 
" , 
for s = 1 
for s = 1 
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. 
' (48) 
II 
II 
·~~ Taking the derivative of E1 -1 and equating it to o, in 
, order to find the aximum err or, we have; 
I 
II 
II 
II 
' I 
I 
I 
'I II 
I 
d(El - 1) -:< 1 + s)(s - 2x2 ) 0 = = 
- x2) ] 2 dx2 [ 1 + s + xz(s 
Thus 
s - 2x2 :::: 0 
s = 2x2 
xl +X 2 - 2:::Cz 
xl =X (49) 2 
This t e lls us that the maximum error will occur when 
I x1 equals x 2 . Since x1 + x 2 ~· 1, s will have a range ·from 
li 0 to 1. Evaluating ( 48) at the lower of these two values 
I 
results in; 
1 + 0 ; s ·= 0 
(El 1) - . 
1 + 0 of. x2 (o - xz ) 
Since x1 + x2 - 0 and since the only positive values of I 
11 x1and x2 which can satisfy the relation s = 0 are x1 = x2 = 
'I O, we can finish evaluating E1 + lo 
!.'! (E1 + 1)= 1 
li 
I! or 
II 
- .__ ·==== ===~====·==== ============:::!!~== 
\ 
11 
I 
I 
II 
I 
II ==~=============~~= ==~=-==-=~============================~==== 
61 
Evaluating ( 48) at s = 1 results in 
1 + 1 
------------------ f 
1 + 1 + x2 ( 1 + x2 ) 
<Ei + 1) = s = 1 
Since x1 + x2 = 1, and since x.1 = x2 by equation (49) , 
the only value . of x1 . and ·x2 _which satisfies ··· thes ·conditions 
is ?1-c Thus 
Thus 
1 + 1 
= "8/9 
E :: .-1/9 ::-: ~11.1% 1 
s = 1 
Going through the same analysis for E2, we find that the 
range in error is the samee i.e. 0 to -ll.l%c This indi-
cates that the error incurred by using this technique can 
be rather high, and while such error might be tolerated in 
some applica tions, it cannot be tolerated in a general pur-
pose computer. 
The error can be reduced if we recognize the difference 
between equations (42) and (/i-3) in r ·elation to equation (44- ). 
Since equation ~ (4~)represents the actual expected product 
I 
and equations ('42) and (43} r epresent the approximated \ 
product, th~ f?.llowing oqua:tions result if' (42) is subtracted 
.from (41~- ), and (~lJ) is subtracted front (44) respectivelys 
. - -=--==~--=:....:.· = · ======================9r===-· 
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I 
for x + x > 1. 1 2-
(50 ) 
(51 ) 
Equation (50) is a simple correction term, and can be 
accomplished with two add cycles, one. to multiply x1 and x2 ., 
in the same manner as discussed in the paper 11 and another to 
add the result to the original product. Equation (11} can- . 
not be ac omplishe_d in the same two s eps. However if we 
note thatt 
and - x1 = 2 ~ s complement of x1 
and 1 - x2 = 2 ~ s complement of · x2 
then: 
l . +k 1 2(- - ) error2 = 2 x1x2 
1hich can be accomplished in two cycles. 
. · 
:( 52) 
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CONCLUSION 
This report has presented several multiplication tech-
niques which have. as their unifying feature, the ability to 
! perform the multiplication operation in one cycle. The . 
techniques presented in this report illustrate three methods 
by which the multiplication process can be speeded up. Brief-
ly stated, these three methods are 1) hardware manipulations 
12 ) multiplier receding, and 3) abandonment of ~classical• 
I 
methods. 
The first of the above methods is evident :in the pres- . 
entations on the Prioste! Carry-Save, Dadda, and Richards 
multipliers. All of these methods seek to implement the mul-
tiplication problem in terms of, what the author calls, the 
•classical' approach. This is the sum of the shifted partial 
products. The:difference between the above methods is not 
an algorithmic difference but a difference resulting from the 
choice and -interconnection of the hardware components. The 
Prioste and Richards multiplier are alike in their use of 
full word adders but the approaches differ as to their 
interconnection. The Carry-Save and the Dadda multipliers 
differ from the Prioste and Richards multipliers in their 
l use of full and half adder circuits and t hey differ from each • 
other in the w~y that these cicuits are interconnected. By 
fl 
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the manipulation of hardware, each of the above approaches 
strives to acneive greater speed than the others. 
I The secon~ method utilized for increasing the speed of 
,rimultaneous multiplication is evident in the presentation of 
~he Wallace multiplier. Although the Wallace ~ltiplier c~ 
~e considered as a classical mtiltiplierp his use of multiplier 
l
[e od ing (pre -enc od .~ng ) succeeds in reducing the number of 
l
opeiands and thus increasing the speed of th~ · to~al multip~i-
1 t. pa J.on process. 
The third method for increasing the speed of simultaneous 
I 1 · 1· · d d )lnu tl.p l.Cat.1on was emonstrate by the approaches of Ling, 
~hen and Mi chell. Tn se methods abandon the restrictions of 
r he classical m~th~d a~d seek speed increases in more novel 
methods of mult.lpl.1cat2on. These approaches are relatively 
~recent and" in the author's estimation 11• represent sig;nif cant 
I 
iimprovernent in the " ·ate of the artf:. 
This report has demonstrated certain areas which are 
1
open for furthar research. The first of these is motivated by 
~he fact thatp to the author's knowledge9 there is no mention 
bf a 'logical• multiplication anywhere in literature. Assum-
~ ng no limitations on hardware fan-in and fan-out, it is 
~ heoretically possible to implement the multiplication pro-
1 1bess with only two levels of gating if is implemented in a 
I 
of products or product of sums configuration. This is 
1
sum 
i==::="~·L=======-===-=======,=~r-
1 I 
I 
I, 
ll 
-
I. 
certa·nly possible for small numbers. However as the size of 
the numbers increases, th. two level realization becomes 
impra tical due to the fan-in and fan-out problems. The task 
of reducing the multiplication t~uth table into a set of I 
realizable boo 1 e an eq_ ua t ions becomes q_ Vi te unmanageable as the I 
!word length increases. However the advent of more efficient 
1 
computer programs for the generation, decomposition, and min- I! 
limization of boolean func ions may make this problem more 
manageable. The advantages of this method are not obvious 
without further analysis but the ,author feels that the res-
ults may giye _ise to an extreme,;Ly fast multiplier. 
The litera ture on iterative multiplication abounds in 
the metho~s for multiplier recod:ng. The a.uthor's investi-
gat1on reveals only one simultaneous multiplier which uses 
the principles of multiplier receding. This is the Wallace 
i 
1multipl er. Great pains tere taken to compare the Wallace 
and Richards multiplier in order to demonstrate that the 
I . 
advantages of the Wallace multiplier were incurred through 
his use of re oding. Applying the same receding techniques 
of Wallace to the Richards multiplier would result in a 
ultiplier which is faster than the Wallace multiplier. This 
is an example of only one receding method applied to two 
simultaneous multipliers which will resul t in an increase in 
The author :feels safe in s..l.ating that more signifi-
======================================~~======~~ 
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cant reduction in operands can be achieved if the receding 
techniquesp described in ite~ative multiplication literaturee 
were applied to non-iterative multiplicationo 
--r==============·~----
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